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ABSTRACT
Multimedia applications are becoming increasingly impor-
tant for a large class of general-purpose processors. Con-
temporary media applications are highly complex and de-
mand high performance. A distinctive feature of these ap-
plications is that they have significant parallelism, includ-
ing thread- , data-, and instruction- level parallelism, that is
potentially well-aligned with the increasing parallelism sup-
ported by emerging multi-core architectures. Designing sys-
tems to meet the demands of these applications therefore re-
quires a benchmark suite comprising these complex applica-
tions and that exposes the parallelism present in them.
This paper makes two main contributions. First, it
presents ALPBench, a publicly released benchmark suite
that pulls together five complex media applications from var-
ious sources: speech recognition (CMU Sphinx 3.3), face
recognition (CSU), ray tracing (Tachyon), MPEG-2 encode
(MSSG), and MPEG-2 decode (MSSG). We have modified
the original applications to expose thread-level and data-
level parallelism using POSIX threads and Intel’s SSE2 in-
structions respectively. Second, the paper provides a perfor-
mance characterization of the ALPBench benchmarks, with
a focus on parallelism. Such a characterization is useful for
architects and compiler writers for designing systems and
compiler optimizations for these applications.
1. INTRODUCTION
Multimedia applications are becoming an important work-
load for general-purpose processors [5]. Emerging me-
dia applications are highly complex, incorporating increas-
ingly intelligent algorithms that are more control intensive
than in the past and incorporating increasing functionality.
These applications demand high performance and energy ef-
ficiency. At the same time, they present new opportunities,
especially in the form of various forms of parallelism. The
effective design of processors for these applications there-
fore requires a benchmark suite comprising contemporary
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complex media applications (versus individual kernels) and
that exposes the parallelism in these applications.
This work makes two contributions. First, it presents
ALPBench, a suite of existing and emerging complex media
applications, modified to expose thread-level and data-level
parallelism (TLP and DLP respectively). ALPBench is pub-
licly available from http://www.cs.uiuc.edu/alp/alpbench/.
The current release includes five applications: speech recog-
nition (derived from CMU Sphinx3.3 [24]), face recognition
(derived from CSU face recognizer [3]), ray tracing (same
as Tachyon [26]), MPEG-2 encode (derived from MSSG
MPEG-2 encoder [21]), and MPEG-2 decode (derived from
MSSG MPEG-2 decoder [21]). We modified the original ap-
plications to expose TLP by using POSIX threads (ray trac-
ing was already parallelized) and to expose DLP by inserting
Intel SSE2 instructions into the most commonly used rou-
tines.
We believe that the applications in ALPBench will be
routinely used on general-purpose processors to fulfill user
requirements such as video conferencing, DVD/HDTV
playback and recording, gaming and virtual reality, au-
thoring of home movies, authentication, and personal
search/organization/mining of media/digital information.
The applications chosen represent a spectrum of media pro-
cessing, covering video, speech, graphics, and image pro-
cessing. The applications are all fairly complex, especially
in contrast to kernels that are often used in multimedia stud-
ies. It is important to study these applications in their en-
tirety because many effects are difficult to identify in a study
that only evaluates kernels [6].
The second contribution of this work is a characterization
of the parallelism and performance for the five ALPBench
applications. We find that these applications contain multi-
ple forms of parallelism – TLP, DLP, and ILP (instruction-
level parallelism). For TLP, we find that all the applications
have coarse-grain threads and most show very good thread
scalability. Therefore, these applications are a good match
for emerging processors with chip-multiprocessing (CMP)
and simultaneous multi-threading (SMT). For DLP, we find
that four out of five of these applications are amenable to
sub-word SIMD instructions (SIMD for short). Many cur-
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rent general-purpose processors already use such SIMD me-
dia instruction sets (e.g., MMX/SSE [12]). We also inves-
tigate the interaction between different forms of parallelism
(e.g., we find that the effective exploitation of DLP reduces
the effectiveness of TLP). Finally, we also investigate the
effects of the memory system on these applications, and re-
port the different working sets, bandwidth requirements, and
memory latency tolerance in these applications.
There are several prior studies that evaluate the individ-
ual applications in ALPBench. For instance, [4, 7, 13, 14,
25] characterize MPEG-2, [20, 16, 17] study Sphinx, [19]
characterizes face recognition, and [22, 30] study RayTrace.
This work differs from most of the above studies because our
main focus is on studying the parallelism in these applica-
tions. Section 5 provides a detailed description of the related
work.
MediaBench [18] and Berkeley multimedia workload [25]
are two popular benchmark suites that already target media
applications. Although ALPBench also contains two appli-
cations from the above two suites (MPEG encoder and de-
coder), unlike those suites, ALPBench exposes parallelism
in its applications using POSIX threads and SSE2 SIMD in-
structions.
The rest of this paper is organized as follows. Section 2
gives a high-level description of each application in ALP-
Bench. Section 3 describes our evaluation methodology.
Section 4 reports our results on the the characterization of
our applications. Section 5 discusses related work.
2. APPLICATIONS
This section describes our applications and the enhance-
ments we made to them. To extract parallelism, we threaded
the applications and inserted DLP instructions in the fre-
quently used functions. For threading, we used POSIX
threads (Pthreads). For most cases, straightforward paral-
lelization was sufficient for the relatively small systems we
consider (e.g., static scheduling of threads). For SIMD, we
used Intel SSE2 and and a more aggressive simulated ver-
sion called ALP SIMD, which is modeled after SSE2. SIMD
hand-coding is prevalent practice for these applications and
the maximum number of static assembly instructions in-
serted for any given application is about 400 (for MPGenc).
In some cases, we made a few algorithmic modifications to
the original applications to improve performance.
The following descriptions provide a summary of algorith-
mic modifications (where applicable), major data structures,
application phases, thread support, and sub-word SIMD sup-
port.
2.1 MPEG 2 Encoder (MPGenc)
We use the MSSG MPEG-2 encoder [21]. MPGenc con-
verts video frames into a compressed bit-stream. A video
encoder is an essential component in VCD/DVD/HDTV
recording, video editing, and video conferencing applica-
tions. Many recent video encoders like MPEG-4/H.264 use
similar algorithms.
A video sequence consists of a sequence of input pictures.
Input images are in the YUV format; i.e., one luminance
(Y) and two chrominance (U,V) components. Each encoded
frame is characterized as an I, P, or B frame. I frames
are temporal references for P and B frames and are only
spatially compressed. On the other hand, P frames are
predicted based on I frames, and B frames are predicted
based on neighboring I and P frames.
Modifications: We made two algorithmic modifications
to the original MSSG code: (1) we use an intelligent
three-step motion search algorithm [15] instead of the
original full-search algorithm and (2) we use a fast integer
discrete cosine transform (DCT) butterfly algorithm based
on the Chen-Wang algorithm [29] instead of the original
floating point matrix-based DCT.
Data Structures: Each frame consists of 16x16 pixel mac-
roblocks. Each macroblock consists of four 8x8 luminance
blocks and two 8x8 chrominance blocks, one for U and one
for V.
Phases: The phases in MPEG-2 include motion estimation
(ME), quantization, discrete cosine transform (DCT), vari-
able length coding (VLC), inverse quantization, and inverse
DCT (IDCT).
The first frame is always encoded as an I-frame. For an
I-frame, the compression starts with DCT. DCT transforms
blocks from the spatial domain to the frequency domain.
Following DCT is quantization that operates on a given 8x8
block, a quantization matrix, and a quantization value. The
operations are performed on each pixel of the block inde-
pendent of each other. After quantization, VLC is used to
compress the bit stream. VLC uses both Huffman and run-
length coding. This completes the compression.
For predictive (P and B) frames, the compression starts
with motion estimation. In motion estimation, for each mac-
roblock of the frame being currently encoded, we search for
a “best-matching” macroblock within a search window in
a previously encoded frame. The distance or “match” be-
tween two macroblocks is computed by calculating the sum
of the differences between the pixels of the blocks. The orig-
inal “full-search” algorithm performs this comparison for all
macroblocks in the search window. Instead, we use a three-
step search algorithm which breaks a macroblock search into
three steps: (i) search at the center of the search window,
(ii) search around the edges of the search window, and (iii)
search around the center of the search window. A subse-
quent step is taken only if the previous step does not reveal a
suitable match. Motion estimation is the longest (most com-
pute intensive) phase for P and B frames. The rest of the
compression for P and B frames is the same as that for an
I-frame.
For processing subsequent frames, it is necessary to de-
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code the encoded frame. For this purpose, inverse quanti-
zation and inverse DCT are applied to the encoded frame.
These inverse operations have the same properties as their
forward counterparts.
We removed the rate control logic from this application.
The original implementation performs rate control after each
macroblock is encoded, which imposes a serial bottleneck.
For the threaded version, rate control at the end of a frame
encoding would be more efficient but we did not implement
this.
Threads: We create a given number of threads at the start
of a frame and join them at the end of that frame. Within a
frame, each thread encodes an independent set of contiguous
macroblock rows in parallel. Each thread takes such a set
through all the listed phases and writes the encoded stream
to a private buffer. Thread 0 sequentially writes the private
buffers to the output.
SIMD: Integer SIMD instructions are added to all the phases
except VLC. 1-byte (char) sub-words are used in mac-
roblocks; 2-byte (short) words are used to maintain running
sums. The main SIMD computation in motion estimation is
a calculation of sum of absolute difference (SAD) between
two 128b packed words of two macroblocks. PSAD (packed
SAD) instructions in SSE2 are used for this purpose. The
result of the SAD is accumulated in a register. For half pixel
motion estimation, it is necessary to find the average of two
128b records. This is achieved using PAVG (packed aver-
age) SSE2 instructions.
We obtained optimized SSE2 code for DCT and IDCT
from [10] and [11], respectively. Sub-word sizes of 16b
(short) are used for DCT/IDCT and multiply accumulate in-
structions are used for common multiply accumulate combi-
nations in this code. Quantization is a truncation operation.
We use packed minimum and packed maximum for perform-
ing the truncation [12].
Before DCT and after IDCT, the encoder performs a block
subtraction and a block addition where a block of frequency
deltas are added or subtracted from a block. We use packed
saturated addition and subtraction for these operations.
2.2 MPEG-2 Decoder (MPGdec)
We use the MSSG MPEG-2 decoder [21]. MPGdec
decompresses a compressed MPEG-2 bit-stream. Video
decoders are used in VCD/DVD/HDTV playback, video
editing, and video conferencing. Many recent video de-
coders, like MPEG-4/H.264, use similar algorithms.
Data Structures: Same as for MPGenc.
Phases: Major phases for MPGdec include variable length
decoding (VLD), inverse quantization, IDCT, and motion
compensation (MC),
The decoder applies the inverse operations performed
by the encoder. First, it performs variable-length Huffman
decoding. Second, it inverse quantizes the resulting data.
Third, the frequency-domain data is transformed with IDCT
to obtain spatial-domain data. Finally, the resulting blocks
are motion-compensated to produce the original pictures.
Threads: At first glance, this application seems to be serial
since frames have to be recovered by decoding blocks one
by one from the encoded bit stream. However, a closer look
at the application shows that the only limitation of exploiting
TLP for this application is the serial reads from the bit stream
and the rest can be readily parallelized.
In our implementation, thread 0 identifies the slices (con-
tiguous rows of blocks) in the input encoded bit-stream.
When a given number of slices is identified, those slices are
assigned to a new thread for decoding. Due to this staggered
nature of creating threads, different threads may start (and
finish) at different times, thereby reducing the thread-level
scalability of the application.
Each thread takes each block in a slice through all the
phases listed above and then writes each decoded block into
a non-overlapping region of the output image buffer.
SIMD: Integer SIMD instructions are added to IDCT
and motion compensation. IDCT uses the same SIMD
code used in MPGenc. Motion compensation contains
sub-functions like add-block (adding the reference block
and error (frequency deltas)) and saturate. These operations
are performed using packed addition with saturate on 16b
words.
2.3 Ray Tracing (RayTrace)
We use the Tachyon ray-tracer [26]. A ray-tracer renders
a scene using a scene description. Ray tracers are used to
render scenes in games, 3-D modeling/visualization, virtual
reality applications, etc.
The ray tracer takes in a scene description as input and
outputs the corresponding scene. A scene description
normally contains the location and viewing direction of the
camera, the locations, shapes, and types of different objects
in the scene, and the locations of the light sources.
Data Structures: The constructed scene is a grid of pixels.
The pixels are colored based on the light sources and objects
in the scene. The objects are maintained in a linked list. The
color of each pixel is determined independently.
Phases: This application does not have distinct phases at a
high level. At start, based on the camera location and the
viewing direction specified, the viewing plane is created to
represent the grid of pixels to be projected from the scene to
the resulting picture. To project the correct color for each
pixel, a ray is shot from the camera through the viewing
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plane into the scene. The ray is then checked against the list
of objects to find out the first object that the ray intersects.
After that, the light sources are checked to see if any of
the light rays reach that intersection. If so, the color to be
reflected is calculated based on the color of the object and
the color of the light source. The resulting color is assigned
to the pixel at where the camera ray and the viewing
plane intersect. Moreover, since objects can be reflective
or transparent, the ray may not stop at the first object it
intersects. Instead, the ray can be reflected or refracted to
other directions until another object is intersected. In that
case, the color of the corresponding pixel is determined by
repeatedly reflecting/refracting the ray at each surface.
Threads: Each thread is given N independent rays to trace,
where N is the total number of pixels in the viewing plane
divided by the number of threads in the system.
SIMD: No DLP support is added since the various compu-
tations done on each ray can be quite different from neigh-
boring rays. This is because neighboring rays can intersect
different objects leading to different computations (opera-
tions) with each ray. Further, there is no DLP within each
ray since each ray performs control intensive operations.
2.4 Speech Recognition (SpeechRec)
We use the CMU SPHINX3.3 speech recognizer [24].
A speech recognizer converts speech into text. Speech
recognizers are used with communication, authentication,
and word processing software and are expected to become a
primary component of the human-computer interface in the
future.
Data Structures: The major data structures used include:
(1) 39-element feature vectors extracted from an input
speech sample.
(2) Multiple lexical search trees built from the language
model provided. Each tree node is a 3-state hidden Markov
model (HMM) and describes a phoneme (sound element).
(3) Each senone (a set of acoustically similar HMM states)
is modeled by a Gaussian model. Each Gaussian model con-
tains two arrays of 39-element vectors (mean and variance)
and one array of coefficients.
(4) A dictionary (hash table) of known words.
Phases: The application has three major phases: feature
extraction, Gaussian scoring, and searching the language
model/dictionary.
First, the feature extraction phase creates 39-element fea-
ture vectors from the speech sample. The Gaussian scor-
ing phase then matches these feature vectors against the
phonemes in a database. It evaluates each feature vector
based on the Gaussian distribution in the acoustic model
(Gaussian model) given by the user. In a regular work-
load, there are usually 6000+ Gaussian models. The goal of
the evaluation is to find the best score among all the Gaus-
sian models and to normalize other scores with the best one
found. As this scoring is based on a probability distribu-
tion model, multiple candidates of phonemes are kept so that
multiple words can be matched. The final phase is the search
phase, which matches the candidate phonemes against the
most probable sequence of words from the language model
and the given dictionary. Similar to the scoring phase, mul-
tiple candidates of words (hypotheses) are kept so that the
most probable sequence of words can be chosen.
The algorithm can be summarized as follows:
We make the root node of each lexical search tree active at
start. The following steps are repeated until speech is iden-
tified. Step (i) is the feature extraction phase, (ii) is in the
Gaussian scoring phase, and steps (iii) and (iv) are in the
search phase.
(i) The feature extraction phase creates a feature vector
from the speech sample.
(ii) A feature vector is compared against Gaussian models
of most likely senones and a similarity score is computed for
each senone.
(iii) For each active node in each lexical search tree, the
best HMM score for it is calculated. Then the overall best
HMM score among all nodes is calculated (call this Sob).
(iv) All nodes with HMM scores below Sob − threshold,
where threshold is a given threshold, are deactivated and
the children of the still active nodes are also activated. If the
node is a leaf node with high enough score, the word is rec-
ognized and the dictionary is looked up to find the spelling.
For reporting results, the startup phase, where some
data structures are initialized, is ignored since it is done
only once for the entire session and it can be optimized by
loading checkpointed data [20].
Threads: We parallelized both the Gaussian scoring and the
search phase. We did not parallelize the feature extraction
phase since it takes only about 2% of the execution time
(with a single thread). A thread barrier is used for synchro-
nization after each phase. To create threads for the Gaus-
sian scoring phase, we divide the Gaussian models among
threads to calculate senone scores.
In the search phase (steps (iii) and (iv) above), active
nodes are divided evenly among threads. We use fine grain
locking to synchronize updates to the existing hypotheses in
step (iv). This locking makes this phase less scalable than
the Gaussian scoring phase.
SIMD: We added floating point SIMD support to the
Gaussian scoring phase. The SIMD computation in this
phase consists of a short loop which performs multiplication
and addition to calculate the score. Floating point SIMD
instructions calculate the score of each feature vector and
Gaussian model. Packed floating point multiplication and
addition (MULPS, ADDPS) are used for this operation and
4B sub-words (floats) are used.
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2.5 Face Recognition (FaceRec)
We use the CSU face recognizer [3]. Face recognizers rec-
ognize images of faces by matching a given input image with
images in a given database. Face recognition is used in appli-
cations designed for authentication, security, and screening.
Similar algorithms can be used in other image recognition
applications that perform image searches and data-mining.
This application uses a large database (called subspace)
that consists of multiple images. The objective of phase
recognition is to find the image in subspace that matches
best with a given input image. A match is determined by
taking the “distance” or difference between two images.
Modifications: The CSU software tries to find the pairwise
distances among all images in the database since the
objective of CSU software is to find the effectiveness of
distance finding algorithm. We modified the application so
that a separate input image is compared with each image in
the subspace to emulate a typical face recognition scenario
(e.g., a face of a subject is searched in a database).
Data Structures: Each image is a single column vector
with thousands of rows. The subspace is a huge matrix
where each image is a column of the matrix.
Phases: This application is first trained with a collection
of images in order to distinguish faces of different persons.
Moreover, there are multiple images that belong to the same
person so that the recognizer is able to match face images
against different expressions and lighting conditions. Then,
the training data is written to a file so that it can be used
in the recognition phase. Since training is done offline we
consider only the recognition phase for reporting results.
At the start of the recognition phase, the training data and
the image database are loaded. The image database creates
the subspace matrix.
The rest of the recognition phase has two sub-phases:
(i) Projection: When an input image is given, it is normal-
ized and projected into the large subspace matrix that con-
tains the other images. The normalization involves subtract-
ing the subspace’s mean from the input. Then that normal-
ized image is “projected” on to the subspace by taking the
cross product between the normalized image and the sub-
space.
(ii) Distance computation: Computes the difference
between each image in the subspace and the given image by
finding the similarity (distance).
Threads: In the projection sub-phase, each thread is given
a set of columns from the subspace to multiply. In the
distance-computation sub-phase, each thread is responsible
for computing distances for a subset of images in the
database.
SIMD: Floating point double precision (8B) SIMD instruc-
tions are used for matrix computations and for distance
finding. Both these sub-phases contain short loops that
perform multiplication and addition/subtraction. The SIMD
instructions used include packed subtraction (SUBPD),
packed multiplication (MULPD), and packed addition
(ADDPD).
3. METHODOLOGY
Parameter Value PER # of
PARTITION Partitions
Phy Int Reg File (32b) 64 regs, 5R/4W 2
Phy FP/SIMD Reg File (128b) 32 regs, 4R/4W 2
Int Issue Queue 2
-# of Entries 24
-# of R/W Ports 3R/4W
-# of Tag R/W Ports 6R/3W
-Max Issue Width 3
FP/SIMD Issue Queue 2
-# of Entries 24
-# of R/W Ports 3R/4W
-# of Tag R/W Ports 5R/3W
-Max Issue Width 3
Load/Store Queue 2
-# of Entries 16
-# of R/W Ports 2R/2W
-Max Issue Width 2
Branch Predictor (gselect) 2KB 2
Integer ALUs (32b) 2 2
FP SIMD Units (128b) 2 2
Int SIMD Units (128b) 2 2
Reorder Buffer 32 ent, 2R/2W 4
-Retire Width 2
Rename Width 4 per thread 2
Max. Fetch/Decode Width 6 (max 4 per thread)
Parameter Value PER BANK # Banks
L1 I-Cache 8K, 4 Way, 32B line, 1 Port 2
L1 D-Cache 8K, 2 Way, 32B line, 1 Port 4
(Writethrough)
L2 Cache 256K, 4 Way, 64B line, 1 Port 4
(Writeback, unified)
Bandwidth and Contentionless Latencies @ 4 GHz
Parameter Value (cycles @ 4 GHz)
ALU/Int SIMD Latency 8 (Div-32b), 2 (Mult-32b), 1 (Other)
FP/FP SIMD Latency 12 (Div), 4 (Other)
L1 I-Cache Hit Latency 2
L1 D-Cache Hit Latency 3
L2 Cache Hit Latency 18
L2 Miss Latency 256
Memory Bandwidth 16 GB/s
Table 1: Base architecture parameters for AlpSim. Note that several
parameter values are per partition or bank.
For this study, we primarily obtain results from a CMP
simulator called AlpSim. AlpSim allows us to study the
parallelism and scalability of systems under different condi-
tions. To augment these results, where practically feasible,
we also present data obtained on a real Pentium 4 system.
AlpSim is an execution-driven cycle-level simulator de-
rived from RSIM [8], and models wrong path instructions
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and contention at all resources. AlpSim simulates all code
in C libraries but only emulates operating system calls.
With AlpSim, we model a CMP system to study the paral-
lelism in our applications. Each CMP processor is an out-of-
order superscalar processor and has separate private L1 data
and instruction caches. All cores in the CMP share a unified
L2 cache. Each thread is run on a separate CMP processor.
The simulation parameters used are given in Table 1. Fol-
lowing the modern trend of general purpose processor archi-
tectures, almost all processor resources are partitioned and
caches are banked.
The ALP SIMD programming model used with AlpSim
roughly emulates Intel’s MMX/SSE2 with multiple 8-, 16-,
32-, or 64-bit sub-words within a 128-bit word. Most com-
mon opcodes are supported; e.g., packed addition, subtrac-
tion, multiplication, absolute difference, average, horizontal
reduction, logical, and pack/unpack operations. SIMD oper-
ations use the FP register file and FP units.
AlpSim uses SPARC binaries for non-SIMD code.
Pthreads-based C code is translated into binary using
the Sun cc 4.2 compiler with options -xO4 -xunroll=4 -
xarch=v8plusa. DLP code resides in a separate assembly
file, organized as blocks of instructions and simulated using
hooks placed in the binary. When such a hook is reached
while simulating, the simulator switches to the proper block
of SIMD instructions in the assembly file.
To complement the results obtained using AlpSim, we ob-
tained data using a 3.06 GHz Pentium 4 system with SSE2
running the Linux 2.4 kernel (referred to later as P4Sys).
The processor front-side bus operates at 533 MHz (quad-
pumped) and the system has 2GB of PC2100 DDR mem-
ory. The applications for P4Sys were compiled using the
Intel icc compiler with maximum optimization level O3 and
options -march=pentium4 -mcpu=pentium4 (for Pentium 4).
We aligned data arrays at 16B boundaries for best perfor-
mance as suggested in [12]. On P4Sys, we used the In-
tel VTune performance analyzer and used the performance
counter (sampling) mode to obtain results without any bi-
nary instrumentation. Only single-thread data were obtained
using the P4Sys.
The following inputs were used for each application. For
MPGenc and MPGdec, DVD resolution (704x480) input
streams were used. For RayTrace, a 512x512 resolution
picture (a scene of a room with 20 objects) is used. For
SpeechRec, a dictionary/vocabulary of 130 words was used
with the input speech sample containing the words “Erase
T M A Z X two thousand five hundred and fifty four”. For
FaceRec, a database of 173 images (resolution 130x150) was
used with an input image of the same resolution.
4. RESULTS
This section provides quantitative results about the paral-
lelism found in our applications. Primarily, we present re-
sults using AlpSim and ALP SIMD. To augment those re-
sults, we present results obtained on a Pentium 4 processor
based system for ILP and SIMD (SSE2).
We categorize our results into several sections. First, we
characterize each type of parallelism. Second, we analyze
the effects of interaction between two types of parallelism
(e.g., DLP and TLP). Since we observe that all types of par-
allelism investigated here are sensitive to the memory sys-
tem parameters, in Section 4.5, we present data showing the
size of working sets utilized by our applications, the effect
of increasing memory latencies (i.e., frequency scaling), and
the effect of supporting more threads on the memory band-
width. Finally, in Section 4.6, we give the application-level
real-time performance of our applications on the Pentium 4
system with SSE2.
Although the results we show are sensitive to the size of
inputs, the overall parallelism should improve or remain the
same with larger inputs for all applications.
4.1 TLP
Figures 1(a) and (b) show the speedup achieved with mul-
tiple threads on AlpSim with a 1 cycle ideal memory system
and a non-ideal memory system, respectively. The threads
do not use SIMD instructions. The ideal memory system re-
sults are obtained with perfect 1 cycle L1 caches to study the
TLP scalability independent of the memory system param-
eters, especially those of the L2 cache. These applications
can be executed on systems with very different L2 configu-
rations, from shared L2 caches to private L2 caches. Simi-
larly, the size and the associativity of L2 caches vary widely
in commercial systems. When we use high memory laten-
cies, the scalability becomes sensitive to the particular L2
configuration as described in Section 4.5. Therefore, Fig-
ure 1(a) shows inherent TLP in applications, independent of
L2 parameters. However, since it is useful to see how these
applications will behave on a practical machine, Figure 1(b)
shows TLP scalability for the system described in Section 3
except for one change; these results use a 16-way, 16MB L2
cache with 64 GB/s memory bandwidth to support up to 16
threads.
As shown in Figure 1, MPGenc, MPGdec, FaceRec, and
RayTrace scale well up to 16 threads with both ideal and
realistic memory parameters since the threads are indepen-
dent and hence do not require extensive synchronization. For
MPGenc, there are two limitations to obtaining ideal scal-
ability characteristics: (i) serialization present at the end
for writing private buffers, and (ii) imperfect load balanc-
ing due to different threads performing different amount
of work. The scalability of MPGdec can be further im-
proved by addressing the current limitations to its scalability,
namely, (i) staggered thread creation, and (ii) load imbal-
ance. With larger inputs (e.g., HDTV), the former has less
effect (HDTV input improved the speedup of 16 threads by
14%-15% for both ideal and realistic memory parameters).
The latter may be improved by dynamic slice assignment [7].
The thread scalability of SpeechRec is somewhat limited.
Its scalability can be slightly improved by threading the fea-
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ture extraction phase as well. However, the scalability of
coarse-grained threads in SpeechRec is mainly limited by
the fine grain synchronization (locking) used in the search
phase [17]. However, we found that larger dictionaries in-
crease the thread scalability. Note that multi-threaded ver-
sions of SpeechRec achieve slightly better speedups with re-
alistic memory parameters. In that case, the execution time
of the single thread version is dominated by the time stalled
for memory. The multi-threaded version can reduce that
stall time considerably due to memory parallelism offered
by multiple threads. However, with ideal memory parame-
ters, the multi-threaded version cannot reduce the memory
access time any further. Therefore, synchronization has a

















































Figure 1: Scalability of TLP without SIMD instructions (a) with a
perfect 1-cycle memory system, and (b) with realistic memory param-
eters.
4.2 DLP
Figure 2 gives the speedups achieved with SSE2 (on
P4Sys) and ALP SIMD (on AlpSim) over the original
non-SIMD single-threaded application. The results with
SSE2 show the speedups achievable on existing general-
purpose processors. The results with ALP SIMD indicate
the speedups possible with a more general form of SIMD
on a simulated 4 GHz processor. Overall, our applications
(except RayTrace) achieve significant speedups with ALP
SIMD and modest to significant speedups with SSE2.
For all applications, the speedups with ALP SIMD are
higher than the speedups with SSE2 due to several reasons.
First, the latency of most SIMD instructions on AlpSim is
1 cycle whereas all SSE2 instructions have multi-cycle la-
tencies. Further, the 128b SSE2 is implemented as two
64b operations on Pentium processors essentially halving
the throughput. Specifically, FaceRec fails to achieve any
significant speedup with SSE2 due to the lack of true 128b
units because FaceRec uses double precision 64b operations.
Second, the simulated processor has 4 SIMD units and a





















Figure 2: Speedup with SSE2 and ALP SIMD.
supports SIMD opcodes that are more advanced than those
in SSE2. For instance, horizontal sub-word reductions are
available in AlpSim but not in SSE2 (although they are avail-
able with SSE31).
4.2.1 SIMD Speedups of Individual Phases with SSE2
All phases and sub-phases of an application do not see the
same level of performance improvement with SIMD sup-
port. Therefore, it is important to understand which parts
of an application are more amenable to SIMD and which
parts are not. Although some phases can show very high
speedups, according to Amdahl’s law, the overall speedup
of the application is limited by phases with small or no
speedups.
Table 2 shows the percentage of execution time and the
SSE2 speedup of each phase in each application on P4Sys.
The total SSE2 speedup for each application is also given.
These results show which phases of the applications are
more amenable to SIMD. The data for RayTrace is omit-
ted since it does not have DLP instructions or multiple major
phases. Note that the sampling error for small phases is more
significant than for larger phases; small phases (i.e., phases
with non-SSE2 execution time less than 2% or aggregates of
such small phases) where the speedup cannot be measured
reliably are marked as N/A in Table 2. It should also be
noted that the phases in an application cannot be completely
separated from the adjacent phases of the same application
when run on an out-of-order processor where instructions
from multiple phases can overlap. Further, the effects pro-
duced by one phase (e.g., branch histories, cache data) can
affect other phases. As a result, Table 2 shows small slow-
downs for some phases.
MPGenc and MPGdec see good overall speedups with
SSE2. All phases of MPGenc and all but the VLD
phase in MPGdec achieve speedups with SSE2. IDCT of
MPGdec and DCT/IDCT phases of MPGenc achieve excel-
lent speedups due to the use of optimized SSE2 code for
these phases.
1We did not use SSE3 for our applications since it is fairly new and
most existing systems do not support it.
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no-SSE2 with SSE2
% ExTime % ExTime Speedup
MPGenc
Motion Estimation 64.3 66.3 2.69
DCT/IDCT 9.6 6.3 4.24
Form predictions 5.6 11.9 1.3
Quant/IQuant 18.8 9.2 5.69
VLC 1.3 3.8 N/A
Other 0.4 2.5 N/A
Total 100.0 100.0 2.78
MPGdec
IDCT 36.6 13.8 5.38
Motion Compensation
- Saturate 8.3 10.4 1.61
- Add Block 9.3 5.7 3.3
- Form predictions 21.5 20.4 2.14
- Clear Block 2.8 3.9 1.44
VLD 20.3 43.3 0.95
Other 1.3 2.4 N/A
Total 100 100 2.03
SpeechRec
Feature Extraction 1.6 2.1 0.97
Gaussian Scoring
- Vector Quantization 35.4 26.5 1.73
- Short-list Generation 10.5 13.7 0.99
- Gaussian Eval 35.7 34.3 1.34
- Others 7.4 10.8 N/A
Search 7.7 10.5 0.94
Other 1.7 2.1 N/A
Total 100.0 100.0 1.29
FaceRec
Subspace projection 88.0 88.8 1.11
- Transform 87.3 87.4 1.12
Distance calculation 7.4 5.7 1.47
Other 5.3 6.9 N/A
Total 100.0 100.0 1.12
Table 2: Percentage execution time and SSE2 speedup for major
phases of each application (except for RayTrace) on P4Sys. Small
phases (i.e., phases with non-SSE2 execution time less than 2% or aggre-
gates of such small phases) where the speedup cannot be measured reliably
are marked as N/A.
The motion estimation phase of MPGenc achieves very
good speedups with SSE2 due to the use of byte operations
and the elimination of data-dependent branches using PSAD
(packed sum of absolute difference) instructions. Similarly,
quantization achieves excellent speedups due to the elimina-
tion of branches by using PMAX and PMIN instructions to
truncate.
In MPGdec, sub-phases of motion compensation phase
like saturate, add block, and form prediction achieve good
speedups with SSE2 since they contain straightforward DLP
loops with (saturated) additions and subtractions. But VLD
which is a significant portion of the total application does
not see any speedup resulting in a lower overall speedup than
MPGenc.
SpeechRec achieves reasonable speedup with SSE2 (due
to its use of 32b single precision floats, the peak possible
speedup is roughly 2X on Gaussian scoring). As expected,
SIMD instructions lead to significant speedups in the two
most dominant sub-phases of the Gaussian scoring phase.
However, the overall speedup is limited by phases without
DLP.
FaceRec fails to achieve significant speedups with SSE2
due to FaceRec’s use of double precision 64b operations as
described above. However, it succeeds in recording a small
overall speedup due to the elimination of overhead instruc-
tions.
4.3 ILP
AlpSim P4Sys (Pentium 4)
App Base SIMD Base SIMD
MPGenc 1.20 1.23 [4.24] 1.45 (1.87) 0.70 (1.03)
MPGdec 1.38 1.17 [3.31] 1.26 (1.73) 0.73 (1.14)
RayTrace 1.33 N/A 0.48 (0.73) N/A
SpeechRec 0.35 0.39 [0.67] 0.38 (0.57) 0.34 (0.45)
FaceRec 0.32 0.30 [0.48] 0.51 (0.61) 0.43 (0.47)
Table 3: Instructions per cycle achieved on AlpSim and P4Sys for
single-thread applications. For the ALP SIMD case, the number of sub-
word operations retired per cycle is also given within square brackets. For
P4Sys, x86 micro-instructions per cycle is given in parenthesis.
Table 3 gives instructions-per-cycle (operations per cycle)
achieved on AlpSim and x86 instructions per cycle (micro-
instructions per cycle) achieved on P4Sys. The IPC values
for AlpSim and P4Sys cannot be directly compared because
they do not use the same instruction set, processor or mem-
ory parameters. Rather, P4Sys data represents a real 3.06
GHz system and AlpSim data represents a simulated 4 GHz
system.
FaceRec and SpeechRec fail to achieve large ILP due to
their working sets not fitting in caches (Section 4.5). Other
applications show reasonable ILP on AlpSim. However, the
SIMD versions of MPGenc and MPGdec and the base ver-
sion of RayTrace achieve lower IPC on P4Sys than on Alp-
Sim. Specifically for the SIMD versions of MPGenc and
MPGdec, as described in Section 4.2, the longer SSE2 la-
tencies and the lack of true 128-bit functional units lower
the IPC on P4Sys. For RayTrace, P4Sys sees lower IPC than
AlpSim due to three main reasons. First, longer FP laten-
cies and longer repetition intervals (lower throughput) of the
FP units of P4 reduce performance. Second, the smaller 8K
L1 cache of P4 further reduces the performance since Ray-
Trace achieves lower hit rates with an 8K L1 data cache com-
pared to a 32K L1 of AlpSim (see Figure 3 in Section 4.5.1).
Third, the much deeper pipeline of P4 reduces performance
since branch misprediction rate is somewhat high (4%) and
10% of all instructions are branches. However, P4Sys sees
higher IPC for some applications due its lower frequency,
L2 hardware prefetcher, and differences in the ISA (e.g., x86
ISA uses far more register spill instructions than SPARC ISA
used with AlpSim).
Although SpeechRec and FaceRec have low ILP due to the
high memory latencies, we observed that their IPC values
become higher (1.5 and 1.3 respectively, with SIMD) when
the memory latency is reduced to 42 cycles to simulate a
500 MHz processor or a 500 MHz frequency setting on a
processor with frequency scaling. Further, we noticed that,
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App 1T 4T 8T 16T
MPGenc 1.00 0.99 1.01 1.09
MPGdec 1.00 1.12 1.27 1.55
SpeechRec 1.00 1.09 1.23 1.49
FaceRec 1.00 0.97 0.96 0.96
Table 4: Ratio NThrdSpeedupNoDLP / NThrdSpeedupDLP for 1, 4, 8,
and 16 threads for all applications with DLP.
reducing the fetch/retire width from 4 to 2 reduces the IPC
of SIMD versions of MPGenc, MPGdec, and RayTrace by
35%, 33%, and 38% respectively. This again underscores
the importance of ILP for these applications.
4.4 Interactions Between TLP, DLP, and ILP
4.4.1 Interaction Between TLP and DLP
Most DLP sections in our applications occur within the
parallel portions of the code; i.e., we have only few DLP
sections in the sequential parts of the code. Consequently,
when we exploit DLP and TLP together, DLP causes the
parallel sections to execute faster. Therefore, according to
Amdahl’s law, the serial sections become more dominant
due to the use of DLP. For the following discussion, let
NThrdSpeedupNoDLP be
Execution time of non−DLP N−thread application
Execution time of non−DLP 1−thread application
and NThrdSpeedupDLP be
Execution time of DLP N−thread application
Execution time of DLP 1−thread application
Table 4 gives the ratio of
NThrdSpeedupNoDLP/NThrdSpeedupDLP for each
application for N = 1, 4, 8, and 16 threads (obtained on
AlpSim using 1 cycle perfect memory latencies). A ratio
higher than 1.0 shows a reduction of TLP scalability due
to the use of DLP (SIMD) instructions. Specifically, we
see larger ratios for MPGdec and SpeechRec because they
have relatively large serial sections that are devoid of DLP
and significant portions of DLP within the thread-parallel
sections. Further, note that the above ratio increases with
the number of threads for MPGdec and SpeechRec limiting
their TLP scalability in the presence of DLP. This can have
a significant impact on the TLP scalability of emerging
multi-core/multi-threaded commercial processors that
already support SIMD instructions. The above ratio stays
close to 1 for MPGenc and FaceRec since they do not have
large serial sections.
4.4.2 Interaction Between DLP and ILP
Exploiting DLP in a given piece of code should theoreti-
cally reduce the amount of ILP present in that section of code
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Figure 3: L1 cache hit rates. The hit rates are with SIMD for all appli-
cations except for RayTrace, for which it is without SIMD.
non-DLP instructions. Table 3 shows this decrease for all
applications except MPGenc and SpeechRec with AlpSim.
The exceptions occur for multiple reasons. First, on real
processors, the DLP is usually exploited using separate re-
sources. For instance, on Pentium processors and on Alp-
Sim, the SIMD instructions are executed in the FP pipeline.
Therefore, exploiting SIMD in integer code allows the oth-
erwise idle FP pipeline to be utilized as well. This could
increase the amount of ILP exploited in a cycle. Second,
the SIMD instructions can reduce contention to the criti-
cal processor resources (e.g., load/store queue entries, cache
ports) by combining several non-DLP instructions into one
DLP instruction. The reduced contention potentially allows
more ILP to be exploited from a piece of code. Third,
SIMD code reduces the number of conditional branch in-
structions. This happens mainly because SIMD reduces the
number of loop iterations and the branches associated with
them. Further, some SIMD instructions like packed absolute
difference, packed sum of absolute difference (PSAD), or
packed maximum and minimum can reduce data dependent
branches used in non-SIMD code.
4.4.3 Interaction Between TLP and ILP
The interaction between TLP and ILP is well known. On
practical CMP systems, TLP can affect the amount of ILP
available to a particular thread. The behavior of the caches
could change due to the presence of multiple threads and
could affect the ILP of each thread. As discussed later (Fig-
ure 4 and Section 4.5), it is possible to have both positive
and negative cache effects due to multiple threads. For in-
stance, false sharing in caches could reduce the ILP whereas
sharing of read-only data (or instructions) could increase the
ILP of each thread. Table 5 gives the percentage reduction
of per thread IPC in a 16-thread CMP with respect to the IPC
of a single-thread processor. The IPC does not include the
effect of synchronization instructions. We see that multiple
threads cause a small to modest reduction in per-thread IPC


















































































Figure 4: L2 cache hit rates. The rates are with SIMD for all applications except RayTrace, for which it is without SIMD.
Application MPGenc MPGdec RayTrace SpeechRec FaceRec
IPC Reduction 6.1% 8.8% 10.6% 7.8% 2.7%
Table 5: Percentage reduction of per thread IPC in the 16-thread
CMP with respect to the IPC of 1-thread processor . The IPC does not
include synchronization instructions or stall cycles caused by them.
est in FaceRec due to some constructive data sharing among
threads in the L2 cache (see Section 4.5.1).
4.5 Sensitivity to Memory Parameters
As expected, the parallelism of our applications is sensi-
tive to the memory parameters. To understand how different
memory parameters impact the parallelism, this section de-
scribes the cache hit ratios/working sets of our applications,
how our applications scale with increasing frequency (mem-
ory latencies), and the memory bandwidth requirement as
the number of threads is increased.
4.5.1 Working Sets
Figure 3 gives the L1 data cache hit ratios obtained us-
ing AlpSim with SIMD for different L1 cache sizes (2K to
1024K). Using the concepts described in [30], all applica-
tions, except FaceRec, have first-level working sets about
8KB since the first knee of all hit-rate curves occurs around
8KB. FaceRec has the first-level working set of 16KB. Both
RayTrace and MPGdec can further benefit significantly from
a cache size up to 64KB. MPGenc sees a slight benefit if
the cache size is further increased to 64KB. FaceRec and
SpeechRec, however, do not benefit much from increas-
ing the cache size after 8KB and 16KB, respectively (up to
1MB).
Figure 4 shows the shared L2 cache hit rates for different
cache sizes (2K - 1024K) for both single-thread and 4-thread
versions of each application with SIMD. The L1 caches were
disabled for this experiment to study the effect of data shar-
ing between multiple threads in L2. If the threads share
a significant portion of data and the single thread version
achieves a given hit rate with x KB, the 4-thread version
should be able to achieve the same or a better hit rate with 4x
KB of cache. Based on the data of Figure 4, we can see that
only threads in FaceRec share a significant portion of data
since the 4-thread version achieves better hit rates than the
single-thread version for a given cache size. This is because
the threads in FaceRec share parts of the large subspace ma-
trix (database). Since we partition data among threads for
all applications, the threads in the other applications do not
exhibit constructive sharing. Even FaceRec, which exhibits
some data sharing, does not share all the data in L2 since a
significant portion of its memory accesses still have to go to
memory.
To summarize, first we see that three of our applications
have very good cache hit rates whereas two have low hit
rates. Low cache hit rates reduce ILP when memory la-














































































Figure 5: Frequency Scalability. The SIMD data are with ALP SIMD for all applications.
larger caches to accommodate the working sets of our appli-
cations since threads do not share much data.
4.5.2 Sensitivity to Memory Latency or Processor
Frequency
Figure 5 shows the speedup achieved by the base (non-
SIMD) and SIMD versions of each single-thread application
on AlpSim when the processor frequency is scaled from 4
GHz to 500 MHz. For RayTrace, the results for non-SIMD
single-thread version are shown. The time to access the
memory (and the memory bus) is decreased linearly from
240 cycles (at 4 GHz) to 30 cycles (at 500 MHz) (i.e., the
L2 miss latency is the memory/bus access time plus 16 cy-
cles for all frequencies). The other parameters given in Ta-
ble 1 are not changed. Specifically, the parameters used at
4 GHz are identical to those given in Table 1. Speedups
reported for non-SIMD (SIMD) are with respect to the non-
SIMD (SIMD) single thread version of the application run-
ning at the lowest frequency (500 MHz). Such frequency
scaling data is important since many systems, especially mo-
bile systems running these media applications, run at lower
frequencies. Further, many such systems employ dynamic
frequency scaling to run at lower frequencies than the maxi-
mum frequency supported by the processor to reduce power
and energy consumption. The following describes how each
application scales when the frequency is increased from the
lowest (500 MHz) to the highest (4 GHz).
Figure 5 shows that the base cases of RayTrace, MPGenc
and MPGdec scale well with increasing frequency since
most of their working sets fit in the caches. The base cases
of FaceRec and SpeechRec show poor scalability after 1 or
2 GHz. This is mainly due to their larger working sets not
fitting in caches (Figure 3).
Two factors affect the relative scalability between SIMD
and non-SIMD versions of the same application. On the
one hand, the SIMD version has a lower computation to
memory ratio than the base case and hence is more sensi-
tive to longer memory latencies. This is because the SIMD
case reduces loop overhead and address calculation overhead
instructions, which are compute instructions. This effect
causes the SIMD versions of MPGenc, MPGdec, and Fac-
eRec to show lower scalability. The effect is more promi-
nent in MPGenc due to its use of small sub-words; in that
case, SIMD can reduce the loop iteration and overhead sig-
nificantly. On the other hand, the SIMD version exposes
more memory level parallelism to the out-of-order core –
since the SIMD loops use fewer instructions per loop, the
instruction window can contain a larger number of load in-
structions than possible in the non-SIMD case. This effect
gives the SIMD version better scalability when the applica-
tion has a significant L2 miss rate. Specifically, SpeechRec
benefits from this effect. Although, the SIMD version of
FaceRec should benefit from the same effect since it has high
L2 miss rates, the increase in memory level parallelism for
the SIMD version of FaceRec is low due to its use of double
precision operations. That is, the number of additional loop
iterations we can fit in the instruction window is not large as
that of SpeechRec.
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To summarize, three out of five of our applications scale
well with frequency. We see that higher memory laten-
cies affect applications with and without SIMD differently.
SIMD versions of all our applications except SpeechRec
show somewhat poorer scalability with increasing frequency
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Figure 6: Memory bandwidth (in GB/s) at 4 GHz without SIMD.
Figure 6 shows how memory bandwidth demand increases
for each application (non-SIMD) with the number of threads
at 4 GHz. The results were obtained on AlpSim without
ALP SIMD using the same parameters used for obtaining
Figure 1(b). MPGenc, MPGdec, and RayTrace have rela-
tively low bandwidth requirements since they have smaller
working sets. However, FaceRec and SpeechRec demand
much larger memory bandwidth since their working sets do
not fit in the L2 cache. The increase in bandwidth gen-
erally follows the TLP speedup of applications, except for
RayTrace where the 16-thread version requires less memory
bandwidth than the 8-thread version. This is because the L1
hit ratio of the 16-thread case is far better than that for the
8-thread case due to the working set getting divided into 16
in the 16-thread case. For all applications that have DLP,
SIMD versions will demand more bandwidth since they ex-
ecute faster. These results show that the bandwidth of MP-
Genc, MPGdec, and RayTrace can be fulfilled by existing
memory systems (assuming a maximum of 8.5 GB/s mem-
ory bandwidth on current personal computers with DDR2
memory). However, for SpeechRec and FaceRec, CMP sys-
tems that support 8 or more threads will have to support a
higher memory bandwidth than supported today on many
general-purpose systems [9].
4.6 Application-Level Real-time Performance
Table 6 shows the application-level real-time performance
results for each application on P4Sys (Section 3). The re-
sults are for single-threaded applications with SSE2 (ex-
cept for RayTrace). The approximate performance for sys-
tems with a higher number of threads and lower frequen-
Application Performance
MPGenc 21.8 fps (704x480 DVD resolution)
MPGdec 166.3 fps (704x480 DVD resolution)
RayTrace 0.75 fps (512x512 resolution)
SpeechRec 9.0 words/sec.
FaceRec 152.1 130x150 images/sec.
Table 6: Application-level real-time performance obtained by single
threaded versions of our applications on a 3.06 GHz Pentium-4 processor
with SSE2.
cies can be derived using the thread/frequency scaling re-
sults presented earlier. MPGdec already achieves the re-
quired real-time performance on current systems. The per-
formance of RayTrace is far from real-time. Although MP-
Genc comes close to the required real-time performance
of 30 frames per second, larger inputs (e.g., HDTV) will
demand much higher performance. Similarly, although
SpeechRec and FaceRec achieve reasonable performance
with the given small input sets, much larger inputs antici-
pated in the future (e.g., much larger vocabularies and dic-
tionaries for SpeechRec, higher resolution image/face recog-
nition used with personal/database search, and much larger
image databases) will demand much higher processing ca-
pabilities.
5. RELATED WORK
There have been many studies that characterize the indi-
vidual applications used in ALPBench.
Several papers characterize MPEG-2. Chen et al [4, 7]
characterize various phases of MPGdec on a real system and
discuss and evaluate slice assignment policies, and data vs.
functional partitioning for parallelization. However, they do
not perform a thread-scaling or a frequency scaling study.
Two widely used benchmark suites, MediaBench [18] and
Berkeley multimedia workload [25] also include MPEG-2
encoder and decoder. The applications in ALPBench differ
from the above benchmarks since ALPBench exposes par-
allelism in its applications using POSIX threads and SSE2
SIMD instructions. We also modified MPEG encoder to use
an intelligent motion search algorithm and to use an op-
timized algorithm for discrete cosine transform. Iwata et
al. [13] propose a number of coarse-grained parallel imple-
mentations of MPEG-2 decoding and encoding. They evalu-
ate the performance of these implementations on a multipro-
cessor, compare the performance against a single and wide
issue superscalar processor, and report results with multi-
threading for 4 and 8 processors. They also find that thread
scalability of MPGenc is better than that for MPGdec. How-
ever, they report 8 thread results only with a single issue pro-
cessor. We do the TLP scalability study up to 16 threads us-
ing the same processor configuration. They also report 50%
speedup with MIPS based SIMD instructions for MPGdec.
We report SSE2 speedups for both MPGenc and MPGdec;
we are able to achieve much higher speedups (2X) with
SSE2 for MPGdec. We also perform a frequency scalabil-
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ity study.
Turk et al. [27] discuss the theoretical underpinnings of the
face recognition algorithms and Beveridge et al. [2] describe
the CSU face identification software used with this study.
Mathew et al. [19] characterize the features of Eigenfaces
face recognition algorithm used in this study. They charac-
terize the architectural features such as cache hit rates, IPC
on several embedded architectures. In addition to these char-
acterization, we analyze the thread and SIMD parallelism of
this application. Vorbruggen [28] describes a similar face
recognition algorithm used with SPEC CPU2000 but does
perform an evaluation.
Ravishankar [23] describes the algorithms, data structures,
inputs/outputs of Sphinx 3.3 used with this study. Mathew et
al. [20] provide a detailed analysis of CMU’s Sphinx speech
recognizer; they identify the three distinct processing phases
(Section 2.5), and quantify the architectural requirements for
each phase. They also describe the large memory footprint
and find the Gaussian and search phases to be the domi-
nant ones. They also developed a parallel version of Sphinx
that runs 3 major phases (i.e., feature recognition, Gaus-
sian scoring, and search) using three threads and report a
1.67 speedup. Instead of this type of functional partitioning,
we parallelize Sphinx3.3 using data partitioning (i.e., phases
are divided into N symmetric threads). This method gives
better speedups and is more scalable. They also develop a
special-purpose accelerator for the dominant Gaussian scor-
ing phase. The accelerator consists of specialized multipliers
and adders to perform the specific multiply accumulate op-
eration done in the inner loop of Gaussian scoring. To over-
come the latency of FP multiply accumulate operations, they
pipeline multiple independent iterations. Instead of using a
separate co-processor, we use the SIMD units to exploit the
DLP in the Gaussian scoring phase.
Baugh et al. characterize and parallelize Sphinx2 [1]2.
They divide Sphinx into multiple phases and use work
queues in between phases. Then they use asymmetric
threads to execute each phase. They also investigate us-
ing symmetric threads within each phase. In contrast, we
use symmetric threads that span both Gaussian scoring and
search phases and do not use work queues. They report
speedups up to 2.7X using both asymmetric and symmet-
ric threads (a total of 6 threads). They also show prelimi-
nary results where they achieve speedups up to 6.8X with
10 threads. They do not investigate exploiting DLP in this
study.
Krishna et al. [16] analyze parameters affecting the per-
formance of Sphinx2 speech recognition software with spe-
cial emphasis on the memory system. They also find poor
cache performance (Figure 3), poor memory reference pre-
dictability, and potential for using multiple threads albeit
with higher demands on the memory system. Based on
the insights from that work, they propose architectural SMT
2Sphinx2 has somewhat different Gaussian models than those used
in Sphinx3.3 [17].
techniques to exploit the TLP in Sphinx [17]. They develop
an architecture with multiple speech processing elements
that are capable of generating their own threads and report
good speedups (e.g., approximately 12X speedup with 16
speech processing elements and 4 thread contexts per pro-
cessing element). They also perform partitioning of search
tree nodes; for thread creation and synchronization, they use
a fork/join model with a special barrier instruction (called
EPOCH) and locks. We use a similar approach to exploit
TLP but also investigate the DLP from sub-word SIMD.
Woo et al. [30] present a characterization of a different
version of RayTrace with other applications introduced with
the SPLASH-2 benchmark. They also report working set
characteristics similar to those reported here and also report
good TLP scalability. However, they do not study the scal-
ability of RayTrace with frequency. Nguyen et al. [22] also
characterize RayTrace provided with the SPLASH as a part
of their work in evaluating multi-processor scheduling poli-
cies. They also study the TLP scalability and identify the
sources of speedup loss. However, they do not study work-
ing sets or frequency scalability of this application.
In summary, this work is different from each of the above
works in one or more of the following ways. First, we con-
centrate on studying the parallelism in these applications.
Specifically, we characterize ILP, TLP, and DLP and also
study the interaction between two forms of parallelism. Sec-
ond, we look at the complex media applications as a bench-
mark suite and attempt to identify the features and paral-
lelism common to all of them. Third, we do this study in the
context of general-purpose CMP processors.
6. CONCLUSION
Complex media applications are becoming increasingly
popular on general-purpose systems such as desktops, lap-
tops, and handheld systems. This paper presents a suite of
five such complex media applications and characterizes the
parallelism and performance of them.
Through our characterization, we find that these applica-
tions have multiple levels of parallelism - TLP, DLP, and ILP.
For TLP, we find that all our applications have coarse-grain
TLP and most of them show good thread scalability. As for
DLP, we find that these applications produce good speedups
with sub-word SIMD. We also study the interaction between
two forms of parallelism and find that exploitation of DLP
could reduce effectiveness of TLP. Further, we also study the
effects of the memory system on these applications, and re-
port the different working sets, bandwidth requirements, and
memory latency tolerance in these applications. Our char-
acterization of parallelism can be used by processor/system
architects and compiler writers to provide better support for
complex media applications.
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